Dekorationsartikel gehören nicht zum Leistungsumfang.
Sprache:
Englisch
32,65 €
Versandkostenfrei per Post / DHL
Lieferzeit 4-7 Werktage
Kategorien:
Beschreibung
This book proposes design and architecture of a dynamically scalable dual-core pipelined processor. Methodology of the design is the core fusion of two processors where two independent cores can dynamically morph into a larger processing unit, or they can be used as distinct processing elements to achieve high sequential performance and high parallel performance. Processor provides two execution modes. Mode1 is multiprogramming mode for execution of streams of instruction of lower data width, i.e., each core can perform 16-bit operations individually. Performance is improved in this mode due to the parallel execution of instructions in both the cores at the cost of area. In mode2, both the processing cores are coupled and behave like single, high data width processing unit, i.e., can perform 32-bit operation. Additional core-to-core communication is needed to realise this mode. The mode can switch dynamically; therefore, this processor can provide multifunction with single design. Design and verification of processor has been done successfully using Verilog on Xilinx 14.1 platform. The processor is verified in both simulation and synthesis with the help of test programs.
This book proposes design and architecture of a dynamically scalable dual-core pipelined processor. Methodology of the design is the core fusion of two processors where two independent cores can dynamically morph into a larger processing unit, or they can be used as distinct processing elements to achieve high sequential performance and high parallel performance. Processor provides two execution modes. Mode1 is multiprogramming mode for execution of streams of instruction of lower data width, i.e., each core can perform 16-bit operations individually. Performance is improved in this mode due to the parallel execution of instructions in both the cores at the cost of area. In mode2, both the processing cores are coupled and behave like single, high data width processing unit, i.e., can perform 32-bit operation. Additional core-to-core communication is needed to realise this mode. The mode can switch dynamically; therefore, this processor can provide multifunction with single design. Design and verification of processor has been done successfully using Verilog on Xilinx 14.1 platform. The processor is verified in both simulation and synthesis with the help of test programs.
Über den Autor
I have done my [...] from NIT Bhopal and [...] with HONOURS from RTU [...] Present I am working on GPU(Graphical Processor [...] research area is VLSI architecture and image processing
Details
Erscheinungsjahr: | 2015 |
---|---|
Genre: | Ratgeber, Sachbuch |
Rubrik: | Ratgeber |
Thema: | Briefe, Bewerbungen, Wiss. Arbeiten, Rhetorik |
Medium: | Taschenbuch |
Inhalt: | 68 S. |
ISBN-13: | 9783659417887 |
ISBN-10: | 3659417882 |
Sprache: | Englisch |
Ausstattung / Beilage: | Paperback |
Einband: | Kartoniert / Broschiert |
Autor: |
Kumar, Nishant
Aggrawal, Ekta |
Hersteller: | LAP LAMBERT Academic Publishing |
Verantwortliche Person für die EU: | LAP Lambert Academic Publishing, Brivibas Gatve 197, ?-1039 Riga, customerservice@vdm-vsg.de |
Maße: | 220 x 150 x 5 mm |
Von/Mit: | Nishant Kumar (u. a.) |
Erscheinungsdatum: | 02.04.2015 |
Gewicht: | 0,119 kg |