Zum Hauptinhalt springen Zur Suche springen Zur Hauptnavigation springen
Dekorationsartikel gehören nicht zum Leistungsumfang.
Integrated Circuit Design
Tape-out Process with Open-Source Tools
Taschenbuch von Susana Ortega Cisneros (u. a.)
Sprache: Englisch

47,95 €*

-10 % UVP 53,49 €
inkl. MwSt.

Versandkostenfrei per Post / DHL

Lieferzeit 2-4 Werktage

Produkt Anzahl: Gib den gewünschten Wert ein oder benutze die Schaltflächen um die Anzahl zu erhöhen oder zu reduzieren.
Kategorien:
Beschreibung

This book provides a structured and comprehensive pathway through the complexities of Electronic Design Automation (EDA) tools and processes. It focuses on OpenLane and Caravel EDA tools, due to their current major role in the open-source IC design ecosystem. OpenLane provides a robust and flexible platform that automates the entire digital design flow from Register Transfer Level (RTL) to Graphic Data System II (GDSII), making it an ideal tool for teaching and learning the physical design process. Caravel, on the other hand, serves as an open-source System on a Chip (SoC) platform, allowing designers to integrate and test their designs in a versatile, real-world environment. It complements OpenLane by enabling users to package and validate their designs, bridging the gap between theoretical knowledge and practical implementation. Together, these tools provide a way to understand the full tape-out process in a way that is accessible to students, researchers, and professionals alike.

This book provides a structured and comprehensive pathway through the complexities of Electronic Design Automation (EDA) tools and processes. It focuses on OpenLane and Caravel EDA tools, due to their current major role in the open-source IC design ecosystem. OpenLane provides a robust and flexible platform that automates the entire digital design flow from Register Transfer Level (RTL) to Graphic Data System II (GDSII), making it an ideal tool for teaching and learning the physical design process. Caravel, on the other hand, serves as an open-source System on a Chip (SoC) platform, allowing designers to integrate and test their designs in a versatile, real-world environment. It complements OpenLane by enabling users to package and validate their designs, bridging the gap between theoretical knowledge and practical implementation. Together, these tools provide a way to understand the full tape-out process in a way that is accessible to students, researchers, and professionals alike.

Über den Autor

Susana Ortega-Cisneros received her BSc degree in communications and electronics from the Universidad Autónoma de Guadalajara, México, in 1990, the MSc degree from the Center for Research and Advanced Studies (CINVESTAV), México City, México, and the PhD degree in computer science and telecommunications from the Autonomous University of Madrid, Spain. She is currently with CINVESTAV and specializes in the design of digital architectures based on field-programmable gate arrays (FPGAs), DSPs, and microprocessors.

Emilio Isaac Baungarten Leon has been a professor at Universidad Autónoma de Guadalajara for five years and has been working with Susana Ortega-Cisneros since 2019. He has authored multiple journal and conference papers and has several years of expertise and hands-on experience with OpenLane and Caravel.

Pedro Mejia-Alvarez received his BSc degree in computer systems from ITESM, Querétaro, Mexico, in 1985, his PhD degree in Informatics from the Polytechnic University of Madrid, Spain, in 1995. He pursued his PostDoc Research at the Computer Science Department of the University of Pittsburgh in 1999-2000. He has been a Professor with the CINVESTAV-Guadalajara since 1997. His research interests include Real-Time Systems, Software Testing and Software Engineering. In his early career, he was involved the development of a 16-processor computing system for Mexico's National Electrical Industry to automate SCADA systems—both hardware (Intel-based) and software.

Inhaltsverzeichnis

1: Introduction.- 2: Physical Design Flow.- 3: Process Design Kit.- 4: Introduction to OpenLane.- 5: Macro-Cells and RAM-Cells with OpenLane.- 6: Exploring OpenLane through Case Studies and Exercises.- 7: Caravel.

Details
Erscheinungsjahr: 2025
Genre: Informatik, Mathematik, Medizin, Naturwissenschaften, Technik
Rubrik: Naturwissenschaften & Technik
Medium: Taschenbuch
Inhalt: xi
111 S.
ISBN-13: 9783031921070
ISBN-10: 3031921070
Sprache: Englisch
Einband: Kartoniert / Broschiert
Autor: Ortega Cisneros, Susana
Mejia Alvarez, Pedro
Baungarten Leon, Emilio Isaac
Hersteller: Springer Nature Switzerland
Springer International Publishing
Springer International Publishing AG
Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, D-69121 Heidelberg, juergen.hartmann@springer.com
Maße: 235 x 155 x 8 mm
Von/Mit: Susana Ortega Cisneros (u. a.)
Erscheinungsdatum: 13.05.2025
Gewicht: 0,201 kg
Artikel-ID: 133189731
Über den Autor

Susana Ortega-Cisneros received her BSc degree in communications and electronics from the Universidad Autónoma de Guadalajara, México, in 1990, the MSc degree from the Center for Research and Advanced Studies (CINVESTAV), México City, México, and the PhD degree in computer science and telecommunications from the Autonomous University of Madrid, Spain. She is currently with CINVESTAV and specializes in the design of digital architectures based on field-programmable gate arrays (FPGAs), DSPs, and microprocessors.

Emilio Isaac Baungarten Leon has been a professor at Universidad Autónoma de Guadalajara for five years and has been working with Susana Ortega-Cisneros since 2019. He has authored multiple journal and conference papers and has several years of expertise and hands-on experience with OpenLane and Caravel.

Pedro Mejia-Alvarez received his BSc degree in computer systems from ITESM, Querétaro, Mexico, in 1985, his PhD degree in Informatics from the Polytechnic University of Madrid, Spain, in 1995. He pursued his PostDoc Research at the Computer Science Department of the University of Pittsburgh in 1999-2000. He has been a Professor with the CINVESTAV-Guadalajara since 1997. His research interests include Real-Time Systems, Software Testing and Software Engineering. In his early career, he was involved the development of a 16-processor computing system for Mexico's National Electrical Industry to automate SCADA systems—both hardware (Intel-based) and software.

Inhaltsverzeichnis

1: Introduction.- 2: Physical Design Flow.- 3: Process Design Kit.- 4: Introduction to OpenLane.- 5: Macro-Cells and RAM-Cells with OpenLane.- 6: Exploring OpenLane through Case Studies and Exercises.- 7: Caravel.

Details
Erscheinungsjahr: 2025
Genre: Informatik, Mathematik, Medizin, Naturwissenschaften, Technik
Rubrik: Naturwissenschaften & Technik
Medium: Taschenbuch
Inhalt: xi
111 S.
ISBN-13: 9783031921070
ISBN-10: 3031921070
Sprache: Englisch
Einband: Kartoniert / Broschiert
Autor: Ortega Cisneros, Susana
Mejia Alvarez, Pedro
Baungarten Leon, Emilio Isaac
Hersteller: Springer Nature Switzerland
Springer International Publishing
Springer International Publishing AG
Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, D-69121 Heidelberg, juergen.hartmann@springer.com
Maße: 235 x 155 x 8 mm
Von/Mit: Susana Ortega Cisneros (u. a.)
Erscheinungsdatum: 13.05.2025
Gewicht: 0,201 kg
Artikel-ID: 133189731
Sicherheitshinweis

Ähnliche Produkte

Ähnliche Produkte